Abstract: An updated version of a 1985 tutorial paper on active filters using operational transconductance amplifiers (OTAs) is presented. The integrated circuit issues involved in active filters (using CMOS transconductance amplifiers) and the progress in ths field in the last 15 years is addressed. CMOS transconductance amplifiers, nonlinearised and linearised, as well as frequency limitations and dynamic range considerations are reviewed. OTA-C filter architectures, current-mode filters, and other potential applications of transconductance amplifiers are discussed.
Introduction
An operational transconductance amplifier (OTA) is a voltage controlled current source (VCCS). The authors present an updated version of a tutorial paper published in 1985 [l] . One of the first papers on OTAs in the literature appeared nearly 30 years ago [2] . T h s paper described a bipolar OTA. At that time the emphasis was on amplifiers with feedback, such as op-amps. Thus the commercial OTAs were not meant to be used in open loop mode. The maximum input voltage for a typical bipolar OTA is of the order of only 30mV, but with a transconductance gain tunability range of several decades. Since then, a number of researchers have investigated ways to increase the input voltage range and to linearise the OTA. Some of the key attractive properties of OTAs are their fast speed in comparison with conventional low output impedance op-amps, and their bias dependence transconductance programmability (tunability). The wideband of the OTA is due in part to the fact that their internal nodes are low impedances. However, the internal low impedance and parasitic capacitance still cause a non-zero transconductance phase shift, known as 'excess phase ' When the OTAs are connected in a system in closed loop, the excess phase makes the actual frequency response deviate from the ideal case, especially for high-Q systems. In the extreme case, the system may become unstable if the excess phase is not reduced. The main characteristics of a practical OTA are:
(i) limited linear input voltage range, (ii) finite bandwidth, (iii) finite signal to noise ratio (SIN) , and (iv) finite output impedance. The SIN is a function of the OTA architecture among other factors. The output impedance can be increased using cascode structures at the expense of reduced output signal swing. Their programmability is caused by the transconductance C g , ) bias dependence; this dependence allows several decades of tuning for transconductance with MOS transistors operating in weak inversion (or by using bipolar transistors) and about two octaves for MOS transistors operating in strong inversion.
The IC pioneer works on transconductors using BJT-JFET and CMOS were reported in 1980 [3, 41, 1981 [5] 
Transconductance amplifiers: topologies
An ideal transconductance amplifier is an infinite bandwidth voltage-controlled current source, with an infinite input and output impedance. As shown in Fig. la Fig. 3a shows a basic differential input OTA with one current-mirror; in Fig. 3b a balanced OTA with three current mirrors and a single output is shown. Fig. 3c illustrates a fully differential OTA; the common-mode feedback [18] is not shown. Fig. 3d is a really symmetric architecture, which has inherently common-mode feedforward (CMFF) [19, 201 . Also note that to obtain very high output impedance, the amplifier A in [19] consists of using an additional, two (equal) output current transconductor, with non-differential inputs as depicted in Fig. 3e . Note that the transconductor B does not have a differential output, but has two equal outputs which are added to the pseudo-differential transconductor such that common-mode signal can be rejected. T h s structure utilises a common-mode feedforward (CMFF) circuit implemented by the double input transconductance amplifier B. The performance of single-ended structures can be further improved by using fully differential topologies. In these topologies, the signal is referred to differential signal paths instead of to the commonly used analogue ground. The differential circuits are fully symmetrical, as shown in Figs. 3c and d, and their main advantages are due to this characteristic. The supply noise is injected to both OTA outputs with the same amplitude and same phase, hence they can be considered as common-mode noise. If the fullydifferential transconductor presents nonlinear characteristics, the output currents, for v2 = v; and v1 = vy, can be expressed by the following series expansions:
and
where IBI is the amplifier bias current. It is evident from these expressions that an inversion of the dlfferential input signal produces an inversion on the odd-order terms, while it has no effect on the phase of the squared components (even-order distortions). The even harmonic distortion components appear at the outputs with the same amplitude and same phase, and they ideally cancel each other when the differential output current is processed. In practice, process parameter tolerances and temperature gradients introduce transistor mismatches, avoiding the complete cancellation of common-mode signals. An additional advantage of fully differential systems is that the output signal swing is larger. According to eqns. 1 and 2, the fundamental output component at each output is given by
The main advantages of a fully differential topology are due to its symmetry, making the structure less sensitive to common-mode signals. However, mismatches in the N-type and P-type current sources might push both OTA outputs to the supply rails, and due to the differential nature of the system this effect is neither detected by the next stage nor corrected. To overcome t h s shortcoming, a common-mode feedback loop (CMFB) that controls the operating point is commonly used. The design of the CMFB [ 181 is not straightforward because the main signals are differential and the common-mode signals must be detected and suppressed with simple and fast circuitry. The circuit must present a very small impedance for the common-mode signals but be transparent (very high impedance) for the differential ones. The basic concept of the CMFB loop is shown in Fig. 4 The parasitic pole of the common-mode loop is associated with the current mirror, transistors M, in Fig. 4 , and reduces the loop gain at higher frequencies. This yields:
where the subscript , refers to parameters of M,. The factor 3 appears due to the connection of three transistors in node A. The operating point of the OTA outputs (vol + vO2) is forced by the CMFB to be around the analogue ground (i.e. an appropriate DC bias voltage). Note in eqn. 3 that due to the parasitic pole the common-mode transconductance is reduced at hgher frequencies, hence increasing the common-mode impedance and being less eficient for the rejection of common-mode signals. For the common-mode feedback loop two poles should be considered. The dominant pole is associated with node VOl (and VO2), and the non-dominant pole is associated with node A. Similarly to the typical differential loops, the phase margin must be larger than 45", otherwise common-mode oscillations could appear in the system. As a rule of thumb, the common-mode gain-bandwidth product (gcm/CL) must be smaller than the non-dominant pole (g,d3Cgsp) obtained in eqn. 3. Ideally the bandwidths for both differential and common-mode gains should be comparable.
Linearisation techniques
The structures discussed in the previous Section are nonlinear, which means that they have a very small input voltage range yielding say 1% total harmonic distortion (THD). A solution to this problem requires techniques to linearise the transconductor. There are three types of linearisation techniques reported in the literature, i.e. (a) attentuation, (b) nonlinear terms cancellation, and (c) source degeneration. The ideal output current of a differential input transconductor is
where vI and v2 are the positive and negative input signals of the transconductor. In reality, since the transconductors use MOS transistors for their implementations, they are nonlinear devices. For simplicity of the discussion we will assume only nonlinearities of practical interest. In general, we can assume that io(vl, v2) is given by Thus a basic linearisation idea consists of attenuating the input signals by a factor k. This attenuation yields a linearised approximation that can be expressed as
There exist several practical techniques to implement the attenuation factor. The concept is illustrated in Fig. 5a . The circuit in Fig. 5b is often used for commercial discrete OTAs. Figs. 5c-e refer to attenuation to the driving transistor M1 in Fig. 1 and to M1 and M2 (differential pairs) of Fig. 3 . The use of floating gate techniques ([21], chaps. 5 and 6) as depicted in Fig. 5c yields a capacitance divider, where C, and chiaT are the capacitances associated to the input signal vI and the bias voltage, respectively. Fig. 5d shows a bulk driven transistor [27-301 attenuation technique, which can operate at low and medium frequency ranges. An active attenuator [31] with good linearity is illustrated in Fig. 5e . In these linearised schemes, the OTA deals with an attenuated version of the input signal. To compensate this attenuation, the transconductance gain must be increased by the same factor, increasing both power consumption and silicon area. If the noise contribution of the attenuator is negligible, the input referred thermal noise of the transconductor (attenuator and OTA) increases by the square root of the attenuation factor. Fig. 8a , the noise contribution of the current sink is divided in both branches appearing at the outputs as commonmode noise. For the structure in Fig. 8b , the noise of each current sink is injected to a single output, appearing as a differential noise current. On the other hand, the voltage drop at the resistors of Fig. 8a reduces the common (8) where N (= G,R) is the source degeneration factor. T h~s expression can also be used for the conventional differential pair with N = 0. From this equation, the small-signal transconductance and the third harmonic distortion can be found; the resulting expressions for the elementary differential pair and source degeneration structure are given in Fig. 9 . While the linearisation scheme reduces the small signal transconductance by 1 + N, the third harmonic distortion is reduced by the square of the same factor. Note that increasing the source degeneration factor the harmonic distortion is reduced even if the saturation voltage is limited. This additional degree of freedom is an important advantage of these structures. The derivation of the input referred noise is tedious, especially for source degenerated topologies. The results for Fig. 8b are given in Fig. 9 . In those expressions, gnIp and g, , are the small-signal transconductance of the transistors used as P-type and Ntype current sources, respectively. For a lossless integrator and if the input referred noise density is integrated up to the unity gain frequency, the linearised integrator's dynamic range can be approximated as follows:
where the noise factor NFsd is These expressions apply to the simple differential pair based OTA with N = 0. The source degeneration OTA noise factor is larger than that of the elementary differential based OTA, mainly due to the noise contribution of the Ntype current sources, and can be maintained at low levels if = wIB W can be compensated by either connecting two OTAs in parallel [17] with one of the OTAs with reverse input polarity; another approach for integrators consists of adding a resistor [42] in series with Fig. 11 Properties of OTAs using source degenerutwn the integrating capacitance. These techniques are illustrated in Fig. 12 . The RC compensation shown in Fig. 126 consists of replacing R by a transistor operating in the triode (also called ohmic) region. Note that changing g, requires adjustment of R in Fig. 12b . Another particular case of phase compensation consists of connecting an optimal value capacitor [42] in parallel with the resistor associated with the source degeneration linearisation technique (Fig. loa) 
For the fully differential version the performance benefits are significant at the expense of increased power consumption and silicon area. Also the use of common-mode feedback circuits [I81 is often needed, although under some conditions, typically with all lossy integrators filters, ths CMFB can be avoided [19, 561.
Current-mode filters might be generated based on OTA-C filters. Assume in the OTA-C version that every OTA with a load Z at the output will be substituted by an input load 2 followed by the OTA. In this last case the signals at the output and input are current. In the practical implementation of current-mode (CM) fdters [20, 57, 581 the transconductance is of the type shown in Fig. 1 , thus they are pseudo-differential types, which usually involve crosscoupled connections to enhance their common-mode performance. The current-mode filters frequently operate at very hgh frequencies, but often suffer high-sensitivity and good layout transistor matching becomes a vital task.
Tuning: Critical IC fiters are frequently based on resonant loops. For the two-integrator loop shown in Fig. 13 , the resonant frequency and the filter bandwidth are given in Fig. 14 , where the load of each integrator consists of a capacitor and an OTA with a finite output resistance. l/gol, l/gO2 and I/go3 are the finite output resistances for OTA1, OTA2 and OTA3, respectively. In the case of resonant loops cgn13 = 0), the pole frequencies are not very sensitive to the OTA finite DC gain. Notice that even if the OTA DC gain (gml/gOl) is only around 50, the frequency error is typically below 1%. The non-dominant pole (up,,,) introduces excess phase in the integrators; fortunately, the resonant frequency has low sensitivity to these effects too. On the other hand, both OTA finite DC gain and non-dominant poles affect the fdter bandwidth (see eqn. 11). For narrow-band applications gm3 must be reduced, therefore the factor (go, + g02)/gm3 increases, leading to large bandwidth errors (see Fig. 14) . Usually cascode output stages reduce these errors. The effects of the non-donlinant poles are quite important for high-Q fdters even if the second pole is placed at very high frequencies. As an example, for U,,,,, = 1 0 0 9 and Q = 10 the bandwidth errors are in the range of 20Yn [59] .
Among the effects previously discussed, both temperature variations and process parameter tolerances affect the precision of OTA-C fdters. The main characteristics of OTA-C filters are determined by the integrator's time constant C/g,. Typical tolerances for both C and g,n are in the range of +30%, and these variations are uncorrelated, leading to very large variations in the filter characteristics. The accuracy of the OTA-C filters can be further improved by employing on-chp master-slave automatic tuning schemes [ 3 4 , 21-25, 43, 59441 . The basic idea behind these techniques is to extract the most important filter characteristics from a piece of additional hardware (the master system) and to lock them to stable and very well controlled external rig. 14 OTA finite parameters efftssfor byuad (Fig, 13a) on the resonant frequency and bmdvulth wP1,* and go],* are the non-dominant pole and output conductance, respectively references, assuming a good matchmg between the master and slave systems. Very often accurate clock frequencies already available in the system are employed. Most of the automatic tuning loops are based on phase locked loops. A voltage controlled oscillator is employed; for a two integrator loop-based oscillator the oscillating frequency is given by g,/C. This frequency is tracked to a clock frequency generated by an external crystal, as shown in Fig. 15a . From the error voltage the OTA small-signal transconductance is controlled; for most of the differential pair based OTAs the bias current is adjusted. For efficient tuning it is very important to minimise the mismatches between the master system and the main fdter. Because OTA-C fdters are sensitive to parasitic capacitors, the parasitics must be considered when the master system is designed. Another tuning scheme employs a second-order bandpass filter, as shown in Fig. 1% . In this tuning scheme the centre frequency of the BPF is tracked to the external frequency. For narrow-band filter applications the filter bandwidth must also be tuned. For this purpose, several approaches for Qtuning and simultaneous frequency and bandwidth tuning have been addressed [22, 24, 59441. A Q-tuning technique yielding precision better than 1% for band-pass biquads is reported in [MI. In contrast to other Q-tuning techniques, in [64] no envelope detector circuits are involved. The Qtuning technique involves a pseudo least mean square (LMS) implementation. The matching between the main filter and the tuning system is better if both systems are located very close to each other and are as identical as possible. For high frequency applications, signals generated by the tuning system are fed through the substrate and parasitic capacitors and appear at the output of the main filter, reducing the filter signal to noise ratio. Shielding both the main filter and automatic tuning system reduces these signals. Other techniques use frequencies in the filter stop band to reduce these effects [25, 591.
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Transconductance applications
Analogue multipliers play a very important role in several applications as mixers in communications, analogue multiplication for signal processors, adaptive schemes, programmable neural networks, and automatic control systems. Most of the high-frequency analogue multipliers are based on the popular Gilbert cell. It is based on two differential pairs biased by a third differential pair worlung as a voltage controlled current source. In fact, the Gilbert cell can be considered as an array of OTAs [32] . In the same paper, a number of different CMOS multiplier implementations are also discussed. A shortcoming of several analogue multipliers is the temperature dependence of the multiplication coefficient. Using an additional OTA can efficiently compensate these effects [65] .
Other nonlinear operations [66] that generate arbitrary piecewise linear functions can also be implemented employing OTAs. As we discussed in previous Sections, for the tuning of OTA-C filters a control structure is employed. Based on these systems the realisation of automatic gain control systems is straightforward [67] . The OTA-based amplifier is composed of two transconductors. The voltage gain is very well controlled because it depends on the ratio of transistor dimensions and the ratio of bias currents. Both parameters can be controlled precisely in current CMOS technologies. By using a control loop driving the bias current (transconductance) of one of the OTAs, efficient and low-distortion AGC systems can be realised. OTA-C oscillators have also been proposed [21, 671.
OTA-C filters have been used in many practical applica- 
